



CD3232

3V to 5.5V, multi-channel RS-232 line drivers and receivers

Version: Rev 1.0.0 Date: 2025-6-25

Features ■■

- 2.5mA supply current @VCC=3.3V
- 120Kbps max guaranteed data rate
- 3V/ μ s minimum guaranteed slew rate
- Enhanced ESD specifications:
 - ±15kV IEC61000-4-2 air discharge
 - ±8kV IEC61000-4-2 contact discharge
- Available in SOP-16 and TSSOP-16 package

Application ■■

- Battery-powered equipment
- Hand-held equipment
- Peripherals
- Datacom equipment

Description ■■

The CD3232 is a 3.3V powered EIA/TIA-232 and V.28/V.24 communication interface with low power requirements, high data-rate capabilities. CD3232 has a proprietary low dropout transmitter output stage providing true RS-232 performance from 3.3V to 5.5V supplies. The device requires only four small 0.1 μ F standard external capacitors for operations from 3.3V supply.

The CD3232 has two receivers and two drivers. The device is guaranteed to run at data rates of 120Kbps while maintaining RS-232 output levels. Typical applications are Notebook, Subnotebook and Palmtop Computers, Battery Powered Equipment, Hand-Held Equipment, Peripherals and Printers.

Contents

Features.....

- 1 -

Application.....

- 1 -

Description.....

- 1 -

Pin Configurations.....

- 3 -

Pin Description.....

- 3 -

Absolute Maximum Ratings.....

- 4 -

Electrical Characteristics.....

- 4 -

Logic Input Electrical Characteristics.....

- 4 -

Transmitter Electrical Characteristics.....

- 5 -

Application Circuit.....

- 6 -

Capacitance Value (μF)

- 6 -

Typical Operating Characteristics.....

- 7 -

ESD Protection.....

- 7 -

Package Outline Dimensions.....

- 11 -


Package/Ordering Information.....

- 13 -

Revision Log.....

- 14 -

Pin Configurations



Pin Description

PIN N°	SYMBOL	NAME AND FUNCTION
1	C ₁₊	Positive Terminal for the first Charge Pump Capacitor
2	V+	Doubled Voltage Terminal
3	C ₁₋	Negative Terminal for the first Charge Pump Capacitor
4	C ₂₊	Positive Terminal for the second Charge Pump Capacitor
5	C ₂₋	Negative Terminal for the second Charge Pump Capacitor
6	V-	Inverted Voltage Terminal
7	T2 _{OUT}	Second Transmitter Output Voltage
8	R2 _{IN}	Second Receiver Input Voltage
9	R2 _{OUT}	Second Receiver Output Voltage
10	T2 _{IN}	Second Transmitter Input Voltage
11	T1 _{IN}	First Transmitter Input Voltage
12	R1 _{OUT}	First Receiver Output Voltage
13	R1 _{IN}	First Receiver Input Voltage
14	T1 _{OUT}	First Transmitter Output Voltage
15	GND	Ground
16	V _{CC}	Supply Voltage

Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	-0.3 to 6	V
V+	Doubled Voltage Terminal	($V_{CC} - 0.3$) to 14	V
V-	Inverted Voltage Terminal	0.3 to -14	V
$V+ + V- $		13	V
T_{IN}	Transmitter Input Voltage Range	-0.3 to 6	V
R_{IN}	Receiver Input Voltage Range	± 30	V
T_{OUT}	Transmitter Output Voltage Range	± 15	V
R_{OUT}	Receiver Output Voltage Range	-0.3 to ($V_{CC} + 0.3$)	V
T_a	Operating Temperature	-40 to 85	°C
T_s	Storage Temperature	-60 to 150	°C
T_{SHORT}	Transmitter Output Short to GND Time	Continuous	

Electrical Characteristics

($C_1 - C_4 = 0.1\mu F$, $V_{CC} = 3.3V$ to $5.5V$, $T_A = -40^\circ C$ to $85^\circ C$, unless otherwise specified. Typical values are referred to $T_A = 25^\circ C$)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
ISUPPLY	V_{CC} Power Supply Current	No Load $V_{CC}=3V \pm 10\%$ $T_A=25^\circ C$		2.5	5	mA
		No Load $V_{CC}=5V \pm 10\%$ $T_A=25^\circ C$		6	10	mA

Logic Input Electrical Characteristics

($C_1 - C_4 = 0.1\mu F$, $V_{CC} = 3.3V$ to $5.5V$, $T_A = -40^\circ C$ to $85^\circ C$, unless otherwise specified. Typical values are referred to $T_A = 25^\circ C$)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{TIL}	Input Logic Threshold Low	T-IN (Note 1)			8	V
V_{TIH}	Input Logic Threshold High	$V_{CC} = 3.3V$	2			V
		$V_{CC} = 5V$	2.4			V
I_{IL}	Input Leakage Current	T-IN		± 0.01	± 1	μA

Note1: Transmitter input hysteresis is typically 250mV

Transmitter Electrical Characteristics

($C_1 - C_4 = 0.1\mu\text{F}$ tested at $V_{CC} = 3.3\text{V}$ to 5.5V , $T_A = -40^\circ\text{C}$ to 85°C , unless otherwise specified. Typical values are referred to $T_A = 25^\circ\text{C}$)

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
V_{TOUT}	Output Voltage Swing	All Transmitter outputs are loaded with $3\text{K}\Omega$ to GND	$V_{CC} = 5.0\text{V}$	± 5	± 5.4		V
			$V_{CC} = 3.3\text{V}$	± 3.5	± 4.0		
R_{TOUT}	Transmitter Output Resistance	$V_{CC} = V_+ = V_- = 0\text{V}$	$V_{OUT} = \pm 2\text{V}$	300	10M		Ω
I_{TSC}	Output Short Circuit Current	$V_{CC} = 3.3\text{V}$ to 5V	$V_{OUT} = 0\text{V}$			± 60	mA

($C_1 - C_4 = 0.1\mu\text{F}$ tested at $V_{CC} = 3.3\text{V}$ to 5.5V , $T_A = -40^\circ\text{C}$ to 85°C , unless otherwise specified. Typical values are referred to $T_A = 25^\circ\text{C}$)


Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
V_{RIN}	Receiver Input Voltage Operating Range			-25		25	V
V_{RIL}	RS-232 Input Threshold Low	$T_A = 25^\circ\text{C}$ $V_{CC} = 3.3\text{V}$		0.6	1.2		V
		$T_A = 25^\circ\text{C}$ $V_{CC} = 5\text{V}$		0.8	1.5		
V_{RIH}	RS-232 Input Threshold High	$T_A = 25^\circ\text{C}$ $V_{CC} = 3.3\text{V}$			1.5	2.4	V
		$T_A = 25^\circ\text{C}$ $V_{CC} = 5\text{V}$			1.8	2.4	
V_{RIHYS}	Input Hysteresis				0.3		V
R_{RIN}	Input Resistance	$T_A = 25^\circ\text{C}$		3	5	7	$\text{k}\Omega$
V_{ROL}	TTL/CMOS Output Voltage Low	$I_{OUT} = 1.6\text{mA}$ $V_{CC} = 3.3\text{V}$				0.4	V
		$I_{OUT} = 3.2\text{mA}$ $V_{CC} = 5.5\text{V}$					
V_{ROH}	TTL/CMOS Output Voltage High	$I_{OUT} = -0.5\text{mA}$ $V_{CC} = 3.3\text{V}$	$V_{CC}-0.6$	$V_{CC}-0.1$			V
		$I_{OUT} = -1\text{mA}$ $V_{CC} = 5.5\text{V}$					

($C_1 - C_4 = 0.1\mu\text{F}$, $V_{CC} = 3.3\text{V}$ to 5.5V , $T_A = -40^\circ\text{C}$ to 85°C , unless otherwise specified. Typical values are referred to $T_A = 25^\circ\text{C}$)

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
D_R	Data Transfer Rate	$R_L = 3\text{K}\Omega$	$C_{L2} = 1000\text{pF}$ one transmitter switching	$V_{CC} = 3.3\text{V}$		20	Kbps
T_{PHLR}	Propagation Delay Input to Output	$R_{XIN} = R_{XOUT}$	$C_L = 150\text{pF}$		4.0	0.7	μs
T_{PHLT}	Propagation Delay Input to Output	$R_L = 3\text{K}\Omega$	$C_L = 2500\text{pF}$		2.0	0.0	μs

T _{PHLR} - T _{PLHR}	Receiver Propagation Delay Difference					300	ns
T _{PHLT} - T _{PLHT}	Transmitter Propagation Delay Difference					300	ns
SRT	Transition Slew Rate	T _A = 25°C R _L = 3KΩ to 7KΩ V _{CC} = 3.3V measured from +3V ₃ to -3V or -3V to +3V C _L = 150pF to 1000pF				30	V/μs

Application Circuit




Capacitance Value (μF)

VCC	C1	C2	C3	C4	Cbypass
-----	----	----	----	----	---------


3.3V to 5.5V	0.1μF	0.1μF	0.1μF	0.1μF	0.1μF
--------------	-------	-------	-------	-------	-------

Typical Operating Characteristics

(V_{CC} = +3.3V, 120kbps data rate, 0.1μF capacitors, all transmitters loaded with 3k , T_A=+25°C, unless otherwise noted.)



TRANSMITTER OUTPUT VOLTAGE vs. LOAD CAPACITANCE



SLEW RATE vs. LOAD CAPACITANCE

ESD Protection

The CD3232 incorporates ruggedized ESD cells on all driver output and receiver input pins. The

ESD structure is for rugged applications and environments sensitive to electro-static discharges and associated transients. The ESD tolerance is at least $\pm 15\text{kV}$ without damage or latch-up.

There are different methods of ESD testing applied:

a) MIL-STD-883, Method 3015.7

b) IEC1000-4-2 Air-Discharge

The Human Body Model has been the generally accepted ESD testing method for semiconductors. This method is also specified in MIL-STD- 883, Method 3015.7 for ESD testing. The premise of this ESD test is to simulate the human body's potential to store electro-static energy and discharge it to an integrated circuit. The simulation is performed by using a test model as shown in Figure 1. This method will test the IC's capability to withstand an ESD transient during normal handling such as in manufacturing areas where the IC's tend to be handled frequently.

The IEC-1000-4-2, formerly IEC801-2, is generally used for testing ESD on equipment and systems. For system manufacturers, they must guarantee a certain amount of ESD protection since the system itself is exposed to the outside environment and human presence. The premise with IEC1000-4-2 is that the system is required to withstand an amount of static electricity when ESD is applied to points and surfaces of the equipment that are accessible to personnel during normal usage. The transceiver IC receives most of the ESD current when the ESD source is applied to the connector pins. The test circuit for IEC1000-4-2 is shown on Figure 2. There are two methods within IEC1000-4-2, the Air Discharge method and the Contact Discharge method. With the Air Discharge Method, an ESD voltage is applied to the equipment under test (EUT) through air. This simulates an electrically charged person ready to connect a cable onto the rear of the system only to find an unpleasant zap just before the person touches the back panel. The high energy potential on the person discharges through an arcing path to the rear panel of the system before he or she even touches the system. This energy, whether discharged directly or through air, is predominantly a function of the discharge current rather than the discharge voltage. Variables with an air discharge such as approach speed of the object carrying the ESD potential to the system and humidity will tend to change the discharge current. For example, the rise time of the discharge current varies with the approach speed.




Fig. 1 ESD Test Circuit for Human Body Model

The Contact Discharge Method applies the ESD current directly to the EUT. This method was devised to reduce the unpredictability of the ESD arc. The discharge current rise time is constant since the energy is directly transferred without the air-gap arc. In situations such as hand held systems, the ESD charge can be directly discharged to the equipment from a person already holding the equipment. The current is transferred on to the keypad or the serial port of the equipment directly and then travels through the PCB and finally to the IC.

The circuit models in Figures 1 and 2 represent the typical ESD testing circuits used for these methods. The C_S is initially charged with the DC power supply when the first switch ($SW1$) is on. Now that the capacitor is charged, the second switch ($SW2$) is on while $SW1$ switches off. The voltage stored in the capacitor is then applied through R_S , the current limiting resistor, onto the device under test (DUT). In ESD tests, the $SW2$ switch is pulsed so that the device under test receives a duration of voltage.




Fig. 2. ESD Test Circuit for IEC1000-4-2





Fig. 3. ESD Test Waveform for IEC1000-4-2

For the Human Body Model, the current limiting resistor (RS) and the source capacitor (CS) are 1.5kΩ an 100pF, respectively. For IEC-1000-4-2, the current limiting resistor (RS) and the source capacitor (CS) are 330Ω an 150pF, respectively. The higher CS value and lower RS value in the IEC1000-4-2 model are more stringent than the Human Body Model. The larger storage capacitor injects a higher voltage to the test point when SW2 is switched on. The lower current limiting resistor increases the current charge onto the test point.

Device Pin Tested	IEC1000-4-2	
	Air ischarge	Level
Driver Outputs	±15kV	4
Receiver Inputs	±15kV	4


Package Outline Dimensions

SOP-16



Symbol	Dimensions ,mm	
	Min	Max
A	9.80	9.98
B	5.80	6.20
C	1.52	1.72
D	0.33	0.51
F	0.40	1.27
G	1.27BSC	
H	3.81	3.99
J	0°	8°
K	0.10	0.25
R	0.25	0.5

TSSOP-16



Symbol	Dimensions ,mm	
	Min	Max
A	--	1.10
A1	0.05	0.15
A2	0.85	0.95
D	4.90	5.10
E	6.4BSC	
E1	4.3	4.5
e	0.65BSC	
L	0.45	0.75
L1	1.0REF	
θ	0°	8°

Package/Ordering Information

MODEL	TEMPERATURE	PACKAGE DESCRIPTION	PACKAGE OPTION
CD3232AS16	-40°C~85°C	SOIC-16(SOP16)	Tape and Reel, 2500
CD3232AS16-RL	-40°C~85°C	SOIC-16(SOP16)	Tape and Reel, 3000
CD3232AS16-REEL	-40°C~85°C	SOIC-16(SOP16)	Tape and Reel, 4000
CD3232ATS16	-40°C~85°C	TSSOP-16	Tape and Reel, 2500
CD3232ATS16-RL	-40°C~85°C	TSSOP-16	Tape and Reel, 3000
CD3232ATS16-REEL	-40°C~85°C	TSSOP-16	Tape and Reel, 4000

Revision Log

Version	Revision date	Change content	Reason for Change	Modified by	Reviewed By	Note
V1.0	2025.6.25	Initial version	Regular update	WW	LYL	