Home Products Analog to Digital Converters(ADC) High Speed ADCs

CD16AD125Q
High Speed ADCs
CD16AD125Q
RoHS
16 bit, 125 MSPS/105 MSPS/80 MSPS, 1.8 V, dual channel analog-to-digital converter
Active   |  Production cycle：
Datasheet CAD Model Bulk inquiry
Products Selection
  • CD16AD105Q
    CD16AD105Q
    Price：$0.00

    Package：QFN-64

    Stock：100

    Package Qty：Tray, 260

    Price：
    1+   $0.00
    10+   $0.00
    50+   $0.00
    100+   $0.00

  • CD16AD80Q
    CD16AD80Q
    Price：$0.00

    Package：QFN-64

    Stock：100

    Package Qty：Tray, 260

    Price：
    1+   $0.00
    10+   $0.00
    50+   $0.00
    100+   $0.00

  • CD16AD125Q
    CD16AD125Q
    Price：$0.00

    Package：QFN-64

    Stock：100

    Package Qty：Tray, 260

    Price：
    1+   $0.00
    10+   $0.00
    50+   $0.00
    100+   $0.00


Price：
Quantity：
Total：$0.00
Add to Cart
  • Resolution: 16 bit
  • Channels: 2 Channel
  • Interface: Parallel
  • Sample Rate(Msps): 125 / 105 / 80 
  • Input Type: Differential
  • Architecture: Pipeline
  • Analog Supply Voltage: 1.8 V
  • Digital Supply Voltage: 1.8 V
  • SNR – Signal to Noise Ratio: 78 dB
  • Operating Temperature -40 ℃ - 85 ℃


  • Signal to Noise Ratio(SNR)：78 dBFS

  • Spurious-Free Dynamic Range(SFDR)：88 dBc

  • Low power consumption：800 mW (125 MSPS)

  • 1.8 V analog power supply

  • 1.8 V CMOS or LVDS output power supply

  • 1 to 8 integer input clock divider

  • IF sampling frequency up to 300 MHz

  • Small-signal input noise: −153.6 dBm/Hz (200 Ω input impedance, 70 MHz, 125 MSPS)

  • Optional on-chip dither


  • Radar System
  • Diversity Radio System
  • Multimode Digital Receiver (3G)
  • GSM/EDGE/W-CDMA/LTE/CDMA2000 WiMAX/TD-SCDMA
  • I/O Demodulation Systems
  • Intelligent antenna system
  • Universal Software Defined Radio
  • Broadband Data Applications
  • Ultrasound equipment


Description

CD16AD125 is a dual-channel, 16-bit, 125 / 105 / 80 MSPS Analog-to-Digital Converter (ADC), designed to meet the requirements of high-performance, low-cost, and compact multi-functional communication applications. The dual-channel ADC core adopts a multistage differential pipeline architecture, with each ADC integrating a high-bandwidth differential sample-and-hold circuit, supporting a variety of user-selectable input ranges.
The chip internally integrates reference voltage sources, simplifying external design. A duty cycle stabilizer is available to compensate for variations in the ADC clock duty cycle, maintaining excellent converter performance. The ADC output data can be directly sent to two external 16-bit output ports, supporting both 1.8V CMOS and LVDS modes. Flexible power-down options significantly reduce power consumption. A three-wire SPI-compatible serial interface can configure various functions of the product.
CD16AD125 is available in a 64-pin QFN package, with a rated temperature range of -40°C to +85°C for industrial applications.


Related Products
CD14AD125Q
CD14AD125Q
High Speed ADCs
CD16AD250Q
CD16AD250Q
High Speed ADCs
CD16AD180Q
CD16AD180Q
High Speed ADCs
CD92AD65
CD92AD65
High Speed ADCs
CD96AD53-125
CD96AD53-125
High Speed ADCs
CD96AD56-125
CD96AD56-125
High Speed ADCs
Products Selection
  • CD16AD105Q
    CD16AD105Q
    Package：QFN-64 Price：

    Package：QFN-64

    Stock：100

    package Qty：Tray, 260

    Price：
    1+   $0.00
    10+   $0.00
    50+   $0.00
    100+   $0.00

  • CD16AD80Q
    CD16AD80Q
    Package：QFN-64 Price：

    Package：QFN-64

    Stock：100

    package Qty：Tray, 260

    Price：
    1+   $0.00
    10+   $0.00
    50+   $0.00
    100+   $0.00

  • CD16AD125Q
    CD16AD125Q
    Package：QFN-64 Price：

    Package：QFN-64

    Stock：100

    package Qty：Tray, 260

    Price：
    1+   $0.00
    10+   $0.00
    50+   $0.00
    100+   $0.00

Price：
Quantity：
Total：$0.00
Add to Cart